

REMARKS

In the Office Action dated July 18, 2008, the Examiner: (1) indicated that the Information Disclosure Statement ("IDS") dated 07/07/2008 was not considered; (2) rejected claim 9 under 35 U.S.C. § 103(a) as allegedly obvious over U.S. Patent No. 6,041,399 ("Terada") in view of U.S. Patent No. 5,659,722 ("Blaner") and *The SPARC Architecture Manual: Version 9* ("Weaver"); (3) rejected claim 10 as allegedly obvious over *Terada* in view of *Blaner*, *Weaver*, and U.S. Patent No. 5,504,903 ("Chen"); (4) rejected claims 1, 3, 5, 8, and 21 as allegedly obvious over *Terada* in view of U.S. 6,931,632 ("Ramasamy"), *Blaner*, and *Weaver*; (5) rejected claims 11, 13, 15, 18, and 22 as allegedly obvious over *Terada* in view of U.S. Patent No. 6,088,786 ("Feierbach"), *Blaner*, and *Weaver*; and (6) rejected claims 19-20 as allegedly obvious over *Terada* in view of *Ramasamy*, U.S. Patent No. 5,638,525 ("Hammond"), *Blaner* and *Weaver*.

In this response, Applicants have amended claims 1, 9 and 19. Based on the amendments and arguments presented herein, Applicants respectfully request reconsideration and allowance of the pending claims.

IDS

Applicants submit herewith an updated version of the IDS filed on 07/07/2008 to comply with 37 CFR 1.98(a)(2).

§ 103 REJECTIONS

Applicants have amended claim 1 to clarify the use of a "register reference control bit". Claim 1 requires a single instruction capable of performing two different types of comparison operations based on the status of the register reference control bit which is not part of the opcode. The Examiner has been forced to reject claim 1 over the combination of no less than four references. According to the Examiner:

- *Terada* teaches one of the claimed types of comparison;
- *Ramasamy* teaches a jump to another routine;
- *Blaner* teaches the other type of comparison; and
- *Weaver* teaches a control bit.

Thus, while the Examiner has not found any one reference that teaches the specific combination of limitations of claim 1, the Examiner has allegedly found each limitation in one of four different prior art references. As the Examiner is no doubt aware, an obviousness rejection cannot be based on hindsight gleaned from the inventor's own teachings. Further, the CAFC has emphasized this point. "This is essential for combination inventions, for generally all combinations are of known elements." Interconnect Planning Corp. v. Feil, 774 F.3d 1132, 1143 (Fed. Cir. 1985). Applicants submit that, absent the hindsight of Applicants' own specification, one of ordinary skill in the art would not have been motivated to seek out and combine the four references used by the Examiner.

Further, *Weaver's* "rcond" is not comparable to Applicants' claimed "register reference control bit". *Weaver* teaches that the rcond field is a "3-bit field [that] selects the register-contents condition to test for a move based on register contents (MOVr or FMOVr) instructions or a branch on register contents with prediction (BPr) instruction." *Weaver's* "rcond" field does not "[specify] whether the register reference is to a register from a first group of registers or to a register from a second group of registers" as is required by claim 1. If the register reference control bit specifies a register from the first group, the comparison is performed by comparing the immediate value to the register value, and, if to the second group, the comparison is performed by masking the register value with the immediate value and examining one or more bits in the masked version of the referenced register. *Weaver's* "rcond" field does not provide this functionality. Thus, even if one were to combine *Weaver's* "rcond" field with the teachings of *Terada*, *Ramasamy* and *Blaner* as suggested by the Examiner, one still would not have the invention of claim 1.

For at least these reasons, claim 1 and all claims dependent thereon are in condition for allowance. For much the same reasons, all other claims are in condition for allowance.

CONCLUSION

Applicants respectfully request reconsideration and that a timely Notice of Allowance be issued in this case. Applicants hereby petition for any time extensions that are necessary to prevent this case from being abandoned. In the event that additional fees related to this Amendment, or other transactions in this case, are required (including fees for net addition of claims and for time extension), the Examiner is authorized to charge Texas Instruments Incorporated's Deposit Account No. 20-0668 for such fees.

Respectfully submitted,

/Alan D. Christenson/

Alan D. Christenson
PTO Reg. No. 54,036
CONLEY ROSE, P.C.
(713) 238-8000 (Phone)
(713) 238-8008 (Fax)
ATTORNEY FOR APPLICANTS